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The Tunneling Field-Effect Transistor (TFET) is a promising device for future low-power logic. Its
performance is often predicted using semiclassical simulations, but there is usually a large discrep-
ancy with experimental results. An important reason is that Field-Induced Quantum Confinement
(FIQC) is neglected. Quantum mechanical simulations show FIQC delays the onset of Band-To-
Band Tunneling (BTBT) with hundreds of millivolts in the promising line-TFET configuration. In
this letter, we provide experimental verification of this delayed onset. We accomplish this by devel-
oping a method where line-TFET are modeled using highly doped MOS capacitors (MOS-CAP).
Using capacitance-voltage measurements, we demonstrate AC inversion by BTBT, which was so
far unobserved in MOS-CAP. Good agreement is shown between the experimentally obtained
BTBT onset and quantum mechanical predictions, proving the need to include FIQC in all TFET
simulations. Finally, we show that highly doped MOS-CAP is promising for characterization of
traps deep into the conduction band.VC 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4902117]
In the pursuit of CMOS transistor scaling and lowering
power consumption, the tunneling field-effect transistor
(TFET) has emerged as a promising alternative to
MOSFET.1 It can operate at lower supply voltage because of
its steep subthreshold swing (SS) <60mV/dec, made possi-
ble by the energy filtering of band-to-band tunneling
(BTBT). Currently, simulations help in the selection of suita-
ble materials and configuration, but there is still a large dis-
crepancy between these simulations and corresponding
experimental results.2 In an effort to reduce this gap, BTBT
calibration efforts are ongoing,3,4 but these are challenging
when BTBT occurs towards regions where charge carriers
are confined. This is the case in all TFET configurations,
where the tunneling direction is at least partially oriented
towards the gate stack, such that a triangular-like potential
well is formed in the semiconductor at the oxide, causing
field-induced quantum confinement (FIQC).5 In particular,
the tunneling direction is fully perpendicular to the gate in
the promising line-TFET configuration6–8 (Fig. 1(a)). The
large and uniform electric field in the direction of tunneling
allows steeper SS than conventional TFET, but also leads to
increased FIQC. It has been predicted, without experimental
verification, that FIQC mainly causes a delayed onset of
BTBT.5 In this letter, we experimentally demonstrate this
delay of BTBT. To achieve this, we develop a method to
measure tunneling to the first subband energy level.
In order to demonstrate FIQC while avoiding the compli-
cated TFET fabrication and analysis, we use BTBT MOS-
CAP9,10 which is the key part of the line-TFET (Fig. 1(a)). In
these highly doped MOS-CAPs, BTBT occurs when band
bending is strong, and empty states in the conduction band en-
ergetically overlap with occupied states in the valence band or
vice-versa (Fig. 1(c)). The generation/recombination of minor-
ity carriers by BTBT is measured in AC mode as charging of
the inversion capacitance Cinv by the conductance GBTBT
FIG. 1. (a) The line-TFET and BTBT MOS-CAP, of which the band dia-
grams along the cut line A-A’ are shown (b) in off-state and (c) at BTBT
onset. Ec and Ev are the conduction and valence band edges, Eg,eff¼Ec  Ev
is the effective bandgap of the semiconductor, E1 is the first subband energy,
Ef is the Fermi energy, and its degeneracy is n¼Ev,bulk  Ef. The shaded
areas depict occupied states. DWs is the semiconductor band bending and
DWs is the same at BTBT onset. The insets show the equivalent circuit of
the BTBT MOS-CAP.a)Electronic mail: quentin.smets@imec.be
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(circuit in Fig. 1(c)). This is done at cryogenic temperature to
suppress the capacitive response of oxide traps and the inver-
sion build-up by thermal generation of minority carriers (con-
ductance GSRH). The electrostatics and charge distribution of
BTBT MOS-CAP and line-TFET are identical in depletion
and at onset (Figs. 1(b) and 1(c)). Therefore, we can verify the
delayed onset of the line-TFET by measuring the inversion
onset of a BTBT MOS-CAP at cryogenic temperature.
The MOS-CAP fabrication flow is as follows. 600 nm
p-type doped In0.53Ga0.47As (InGaAs) layers are epitaxially
grown by MBE on 2-in. InP (001) substrates (also p-type
doped 5 1017cm3) from AXT Inc.11 We use four different
doping concentrations (Table I) to verify whether additional
FIQC occurs with higher doping and at a correspondingly
stronger electric field. After the growth, the native oxide is
stripped with diluted HCl, and the surface is passivated with
diluted ammonium sulfide. The samples are then immedi-
ately transferred to an Atomic Layer Deposition (ALD)
chamber for the deposition of Al2O3 (either 2 or 8 nm) and
HfO2 (2 nm). The different oxide stacks allow us to verify
whether traps in the oxide and at the oxide/InGaAs interface
have a parasitic contribution to the C-V measurement. A TiN
gate is deposited and patterned using dry etching. Finally,
the backside of the substrates is contacted using AuZn/Au
and the samples are annealed in forming gas.
InGaAs is chosen as semiconductor, because it still has
a high tunneling probability when the depletion width, and
hence the tunneling length, is as large as 10–20 nm. This
large depletion width is necessary to accurately distinguish
the depletion capacitance Cdep from the oxide capacitance
Cox, which are both in series (Figs. 1(b) and 1(c)). InGaAs is
doped p-type to reduce charging and discharging of parasitic
interface traps when the MOS-CAP is biased near the BTBT
onset condition. The Fermi level is then located in the con-
duction band, which is expected to have a lower amount of
interface traps than the valence band.11 Furthermore, a more
accurate measurement of the quantization is possible,
because it is stronger in the conduction band due to the lower
density of states.
The C-V characteristics are determined with a Agilent
4284A precision LRC meter, and the curves are measured
from inversion to accumulation. The equivalent parallel ca-
pacitance data of all samples at cryogenic temperature are
shown in Fig. 2. Inversion generation by BTBT in samples
1a, 2a, 3a and 1b, 2b, 3b is evident from the following three
arguments. First, inversion is present at all measured temper-
atures (Fig. 3), since BTBT is not a thermally activated pro-
cess. Second, inversion is observed only with the highest
doping concentrations (Fig. 2), where BTBT is efficient due
FIG. 2. C-V measurements of samples with (a) thin and (b) thick oxides
show inversion by BTBT when the doping concentration is high. The curves
are not shown when gate leakage is high. The fluctuations in capacitance at
gate-source voltage Vgs¼4V and 4V are related to the measurement tool,
and do not affect further interpretation of the results.
FIG. 3. Inversion generation is present at all measured temperatures, since
BTBT is not a thermally activated process. Below T¼ 40K, there is very lit-
tle frequency dispersion near inversion onset, indicating a suppressed trap
response.
FIG. 4. The measurement of E1 only requires C-V measurements and a Hall
measurement. No complicated comparisons with simulations or input pa-
rameters other than Eg,eff, n and the semiconductor dielectric constant s are
needed.
TABLE I. The samples are listed with their p-type dopant concentration
(NA) from Hall measurements, the thickness of Al2O3, and the electrically
extracted value of Cox.
Samples 1a 1b 2a 2b 3a 3b 4a 4b
NA ðcm3Þ 1.3 1019 7.5 1018 4.4 1018 8.4 1017
tAlO (nm) 2 8 2 8 2 8 2 8
Cox (lF/cm
2) 2.0 0.76 2.2 0.75 2.0 0.74 2.2 0.75
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to the high electric field. For those samples, inversion is pres-
ent at all AC frequencies fAC¼ 1 kHz–0.5MHz without fre-
quency dispersion (Fig. 3), since BTBT is very efficient at
high electric fields. Finally, the inversion generation is not a
perimeter effect, since the inversion capacitance scales with
the MOS-CAP area (data not shown).
We extract the first subband energy level E1 from the
C-V results in Fig. 2 according to the procedure outlined in
Fig. 4. The key objective is to determine E1 from the poten-
tial drop over the semiconductor at the onset of inversion,
DWs (Fig. 1(c)), which in turn is extracted from the value of
the capacitance. Our procedure is different from previous
work on Silicon BTBT MOS-CAP,9 where DWs is extracted
from the value of Vgs, because we observed that our meas-
ured C-V curves are stretched out in the Vgs direction due to
the charging of traps. The capacitance value at inversion
onset is not impacted by traps, as verified by the absence of
frequency dispersion at cryogenic temperature (Fig. 3). We
therefore can extract DWs by first removing the Cox contribu-
tion (Fig. 5) from the measured complex impedance (capaci-
tive part shown in Fig. 2), then select the imaginary part to
obtain the semiconductor capacitance Cs (Fig. 6). The onset
of inversion is identified from the minimum of the latter,
Cs,min, because at the corresponding value of Vgs the extrapo-
lated linear inversion capacitance reaches zero. This Vgs is
also the BTBT onset voltage of a line-TFET with identical
semiconductor and gate stack.
In order to extract DWs from Cs,min in a straightforward
way, the depletion approximation is used:DWs ¼qNAz2d;max=2s
with the maximum depletion width zd,max¼s/Cs,min. The valid-
ity of the depletion approximation for our range of doping con-
centrations and depletion widths was verified with Sentaurus
Device,13 and an error of less than 0.5% in Cs is obtained at
DWs , which is satisfactory for our purpose.
E1 is then calculated using qDW

s ¼ Eg;eff þ nþ E1 (Fig.
1(c)), where q is the electron charge and n is the degeneracy
or 0 if non-degenerate. Eg,eff and n are calculated based on
the doping concentration and measurement temperature, and
using Fermi-Dirac statistics and doping dependent band-gap
narrowing.14–16 The experimentally obtained values of E1
show increasing FIQC for higher doping concentrations
(circles in Fig. 7) due to the stronger electric field at onset.
This FIQC observation is in agreement with previous C-V
measurements on highly doped Silicon MOS-CAP,17 where
the inversion capacitance is generated thermally at
T¼ 300K instead of by BTBT. However, our FIQC observa-
tion is not in agreement with previous work on Silicon
BTBT MOS-CAP,9 where the very thick oxide (50–100 nm)
most probably did not allow a sufficiently accurate measure-
ment of DWs . We compare our experimentally extracted
onset of BTBT with predictions from a one-dimensional
Schr€odinger solver based on a 15-band kp model and hard
wall boundary conditions, and good agreement is obtained
(Fig. 7). We conclude that FIQC indeed causes a delayed
onset of BTBT.
There is an uncertainty on the obtained values of E1 due
to the sweep direction of Vgs during the measurement
(Fig. 6). When sweeping from accumulation to inversion, the
curves are shifted to more negative Vgs, indicating an
increase of positive trapped charge (or decrease of negative
trapped charge), and Cs,min is slightly lower, resulting in
about 25% uncertainty on E1 due to the difference with mea-
surement direction. Simulations indicate that an increase of
positive charge (or decrease of negative charge) at the inter-
face, causing less steep band bending in the semiconductor,
results in a higher first subband energy relative to the Fermi
level. Therefore, a greater depletion width is required to
reach BTBT onset. We also assess the sensitivity of E1 to the
different input parameters, and calculate that 10% variation
on NA causes 30% variation on E1. 10% variation on Cox
causes 20%–40% variation on E1, depending on the doping
level. The high sensitivity on extracted Cox likely explains
the systematically higher E1 for samples 1a–3a compared
with samples 1a–3b (Fig. 7). However, the total uncertainty
on E1 remains small compared with the absolute values
FIG. 5. The values of Cox listed in Table I are determined from extrapolation
of the accumulation capacitance,12 and at T¼ 40K, a good linear fit is
obtained for all samples and frequencies, as shown here for samples 3a and
3b and fAC¼ 250 kHz.
FIG. 6. Cs at inversion onset Cs,min is extracted by extrapolating the inver-
sion capacitance to zero, coinciding with the point of minimum Cs. There is
a small uncertainty DCs on Cs,min due to the measurement direction (full
arrows), indicating the impact of interface charge on E1.
FIG. 7. E1 obtained by experiments (symbols) agrees well with 15 band kp
quantum mechanical simulations, but not with the semiclassical prediction
of any FIQC.
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themselves, therefore, not affecting the conclusion that FIQC
causes a delayed onset of BTBT.
BTBT MOS-CAPs show promise for trap characteriza-
tion. First, hysteresis measurements show that Cs,min is de-
pendent on the sweep direction (Fig. 6) indicating that its
value is a sensitive probe for the impact of interface traps on
the semiconductor potential. Second, at low temperature, the
value of Vgs at BTBT onset provides a clear reference point
for the EF-Vgs relationship, a challenge in lowly doped
MOS-CAP due to a trap-induced fAC-dependent threshold
voltage shift.18 When sweeping Vgs between BTBT onset
and flatband, the stretch-out of the C-V curves compared to
the ideal C-V allows calculating the total charge trapped
between these two Vgs. Third, it was shown that the Fermi
level moves deep into the conduction band without Fermi
level pinning, allowing the characterization of traps at this
energy range. The response of the latter is shown by the fre-
quency dispersion of the inversion capacitance at T 78K
(Fig. 3). Finally, minority carrier generation by BTBT could
allow the use of the full conductance method18 to character-
ize interface traps without the need for MOSFET.
The delayed onset of BTBT due to FIQC, predicted by
quantum mechanical simulations, was confirmed experimen-
tally. Since FIQC occurs in nearly all TFETs, researchers
should include it in all TFET simulations. The easy-to-fabri-
cate BTBT MOS-CAP allows the measurement of the onset
voltage of line-TFET, and are promising for the characteriza-
tion of traps deep into the conduction band. The application
of our method to heterostructure line-TFET with a staggered
bandgap alignment6 should be further explored.
Q. Smets and D. Verreck gratefully acknowledge the
support of a Ph.D. stipend from IWT-Vlaanderen. K.
Martens gratefully acknowledges the support of a stipend
from FWO. This work was supported by Imec’s industrial
affiliation program. The authors thank K. Baumans, J.
Feyaerts, and J. D. Cooman for their support in process
development, A. Alian and A. Vais for the interpretation of
results, P. Simon, V. Kilchytska, J. V. Laer, and T. Daenen
for their support in electrical characterization, and A.
Pourghaderi and M. V. d. Put for their support in modeling.
1A. M. Ionescu and H. Riel, Nature 479, 329 (2011).
2H. Lu and A. Seabaugh, IEEE J. Electron Devices Soc. 2(4), 44–49 (2014).
3D. K. Mohata, D. Pawlik, L. Liu, S. Mookerjea, V. Saripalli, S. Rommel,
and S. Datta, in 68th Device Res. Conf. (IEEE, 2010), pp. 103–104.
4Q. Smets, D. Verreck, A. S. Verhulst, R. Rooyackers, C. Merckling, M.
Van De Put, E. Simoen, W. Vandervorst, N. Collaert, V. Y. Thean, B.
Soree, G. Groeseneken, and M. M. Heyns, J. Appl. Phys. 115, 184503
(2014).
5W. G. Vandenberghe, B. Soree, W. Magnus, G. Groeseneken, and M. V.
Fischetti, Appl. Phys. Lett. 98, 143503 (2011).
6R. Li, Y. Lu, S. D. Chae, G. Zhou, Q. Liu, C. Chen, M. Shahriar Rahman,
T. Vasen, Q. Zhang, P. Fay, T. Kosel, M. Wistey, H. G. Xing, S.
Koswatta, and A. Seabaugh, Phys. Status Solidi 9, 389 (2012).
7A. W. Dey, J. Svensson, M. Ek, E. Lind, C. Thelander, and L.-E.
Wernersson, Nano Lett. 13, 5919 (2013).
8D. Verreck, A. S. Verhulst, K.-h. Kao, W. G. Vandenberghe, K. De
Meyer, and G. Groeseneken, IEEE Trans. Electron Devices 60, 2128
(2013).
9A. Goetzberger, J. Appl. Phys. 38, 4582 (1967).
10Q. Smets, A. S. Verhulst, D. H.-C. Lin, D. Verreck, C. Merckling, S. E.
Kazzi, K. Martens, J.-P. Raskin, V.-Y. Thean, and M. M. Heyns, in 72nd
Device Res. Conf. (IEEE, 2014), Vol. 50, pp. 63–64.
11L. K. Chu, C. Merckling, A. Alian, J. Dekoster, J. Kwo, M. Hong, M.
Caymax, and M. Heyns, Appl. Phys. Lett. 99, 042908 (2011).
12S. Kar, IEEE Trans. Electron Devices 50, 2112 (2003).
13Synopsys, “Sentaurus Device H-2013.03.”
14E. Zielinski, H. Schweizer, K. Streubel, H. Eisele, and G. Weimann,
J. Appl. Phys. 59, 2196 (1986).
15S. Jain and D. Roulston, Solid State Electron. 34, 453 (1991).
16W.-S. Cho, M. Luisier, D. Mohata, S. Datta, D. Pawlik, S. L. Rommel, and
G. Klimeck, Appl. Phys. Lett. 100, 063504 (2012).
17G. Chindalore, S. Hareland, S. Jallepalli, A. Tasch, C. Maziar, V. Chia,
and S. Smith, IEEE Electron Device Lett. 18, 206 (1997).
18K. Martens, C. O. Chui, G. Brammertz, B. De Jaeger, D. Kuzum, M.
Meuris, M. Heyns, T. Krishnamohan, K. Saraswat, H. E. Maes, and G.
Groeseneken, IEEE Trans. Electron Devices 55, 547 (2008).
203507-4 Smets et al. Appl. Phys. Lett. 105, 203507 (2014)
 This article is copyrighted as indicated in the article. Reuse of AIP content is subject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
146.103.254.11 On: Tue, 18 Nov 2014 16:40:26
